### Winstar Display Co., LTD 華凌光電股份有限公司



住址: **407** 台中市中清路 **163** 號 No.163 Chung Ching RD., Taichune, Taiwan, R.O.C

WEB: <a href="http://www.winstar.com.tw">http://www.winstar.com.tw</a>
E-mail: sales@winstar.com.tw
Tel:886-4-24262208 Fax: 886-4-24262207

### **SPECIFICATION**

CUSTOMER :		
MODULE NO.:	WF57DT1	BCDC#
APPROVED BY:		
( FOR CUSTOMER USE ONLY )	PCB VERSION:	DATA:

APPROVED BY	CHECKED BY	PREPARED BY
	APPROVED BY	APPROVED BY CHECKED BY

VERSION	DATE	REVISED	SUMMARY
		PAGE NO.	
В	2011.01.10	9~16	Correct DC Characteristics &
			AC Characteristics &Data
			transfer order Setting



MODLE NO:

REC	ORDS OF REV	ISION	DOC. FIRST ISSUE
VERSION	DATE	REVISED PAGE NO.	SUMMARY
0	2009/5/15		First issue
A	2009/8/12	20	Modify LED Life Time
В	2011.01.10		Correct DC Characteristics & AC Characteristics &Data transfer order Setting

### Contents

- 1. Module Classification Information
- 2. Block Diagram
- 3. Electrical Characteristics
- 4. Absolute Maximum Ratings
- 5. Interface Pin Function
- 6. DC CHARATERISTICS
- 7. AC Characteristics
- 8. Data transfer order Settin
- 9. Register Depiction
- 10. OPTICAL CHARATERISTIC
- 11. Contour Drawing
- 12. LED driving conditions
- 13. Reliability Test

### 1. Module Classification Information

- ① Brand: WINSTAR DISPLAY CORPORATION
- ② Display Type: H→Character Type, G→Graphic Type F→TFT Type
- ③ Display Size: 5.7" TFT
- Model serials no.
- $\ \$  Backlight Type: F $\rightarrow$ CCFL, White T $\rightarrow$ LED, White
- © LCD Polarize
  Type/ Temperature
  range/ View
  direction

  A→Reflective, N.T, 6:00
  Type/ Temperature
  range/ View
  Type/ Temperature
  range/ View
  direction

  A→Reflective, N.T, 6:00
  Type/ Temperature
  Type/ Type
- ② A: TFT LCD
  - B: TFT+FR+CONTROL BOARD
  - C: TFT+FR+A/D BOARD
  - D:TFT+FR+A/D BOARD+CONTROL BOARD
- ® Solution: A: 128160 B:320234 C:320240 D:480234
- D: Digital A: Analog
- (10) Version
- ① Special Code #:Fit in with ROHS directive regulations


# This product is composed of a TFT LCD panel, driver ICs, FPC, Control Board and a backlight unit. The following table described the features of WF57DTIBCDC#

Item	Dimension	Unit
Dot Matrix	320 x RGBx240(TFT)	dots
Module dimension	126.0x 101.55 x 5.8 (max)	mm
View area	117.9x 89.1	mm
Dot pitch	0.12 x 0.36	mm
Driving IC package	COG	
LCD type	TFT, Negative, Transmissive	
View direction	6 o'clock	
Backlight Type	LED,Normally White	
Controller IC	SSD1963	

<sup>\*</sup>Expose the IC number blaze (Luminosity over than 1 cd) when using the LCM may cause IC operating failure.

<sup>\*</sup>Color tone slight changed by temperature and driving voltage.

### 2.Block Diagram (8BITS Mode)



### 3.Electrical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage For Logic	VCC	_	3.0	3.3	3.6	V
Input High Volt.	$V_{IH}$	_	0.8VDD IO	_	VDDIO + 0.5	V
Input Low Volt.	$V_{IL}$	_	_		0.2VDDIO	V
LCD Driving Supply	V <sub>GH</sub> *1	- Ta=25°C		15		V *3
Voltage	V <sub>GL</sub> *2	1a-23 C		-10		V
	Vcom		_	3.7	_	
Supply Current	$I_{\mathrm{VDD}}$	V <sub>DD</sub> =3.3V	_	121	_	mA

#### Notes:

- \*1) VGH is TFT Gate on operating Voltage.
- \*2) VGL is TFT Gate off operating Voltage, VGL signal must be fluctuates with same phase as Vcom when Storage on Gate structure.
- \*3) Vcom must be adjusted to optimize display quality\_Crosstalk,Contrast Ratio and etc.

### 4. Absolute Maximum Ratings

Item	Symbol	Min	Тур	Max	Unit
Operating Temperature	$T_{\mathrm{OP}}$	-20		+70	$^{\circ}\!\mathbb{C}$
Storage Temperature	$T_{ST}$	-30		+80	$^{\circ}\! \mathbb{C}$
	$ m V_{GH}$	-0.3	_	18	V
Power Supply Voltage	$ m V_{GL}$	-15	_	0.3	V
	VCC	-0.3	_	6.0	V

### 5.Interface Pin Function

### 5-1 Pins Connection To Control Board

P/N	Symbol	16BIT Function	P/N	Symbol	16BIT Function
1	GND	Ground	26	RST	Reset
2	VCC	Power supply for Logic	27	RL	Scan direction
3	NC	No connection	28	UD	Scan direction
4	RS		29	NC	No connection
5	WR	8080 family MPU interface : Write signal	30	NC	No connection
6	RD	8080 family MPU interface: Read signal	31	NC	No connection
7	DB0	Data bus	32	NC	No connection
8	DB1				
9	DB2				
10	DB3				
11	DB4				
12	DB5				
13	DB6				
14	DB7				
15	DB8				
16	DB9				
17	DB10				
18	DB11				
19	DB12				
20	DB13				
21	DB14				
22	DB15				
23	NC	No connection			
24	NC	No connection			
25	CS	Chip select			

### 6. DC Characteristics

### **Conditions:**

Voltage referenced to VSS VDDD, VDDPLL = 1.2V VDDIO, VDDLCD = 3.3V TA = 25°C

### DC Characteristics

Symbol	Parameter	<b>Test Condition</b>	Min	Тур	Max	Unit
PSTY	Quiescent Power			300	500	uW
IIZ	Input leakage current		-1		1	uA
IOZ	Output leakage current		-1		1	uA
VOH	Output high voltage		0.8VDDIO			V
VOL	Output low voltage				0.2VDDIO	V
VIH	Input high voltage		0.8VDDIO		VDDIO + 0.5	V
VIL	Input low voltage				0.2VDDIO	V

### 7. AC Characteristics

#### **Conditions:**

Voltage referenced to VSS

VDDD, VDDPLL = 1.2V

VDDIO, VDDLCD = 3.3V

TA = 25°C

CL = 50pF (Bus/CPU Interface)

CL = 0pF (LCD Panel Interface)

### 7.1 Clock Timing

### Table 7-1:Clock Input Requirements for CLK (PLL-bypass)

Symbol	Parameter	Min	Max	Units
FCLK	Input Clock Frequency (CLK)		110	MHz
TCLK	Input Clock period (CLK)	1/fCLK		ns

### **Table 7-2:Clock Input Requirements for CLK**

Symbol	Parameter	Min	Max	Units
FCLK	Input Clock Frequency (CLK)	2.5	50	MHz
TCLK	Input Clock period (CLK)	1/fCLK		ns

### Table 7-3: Clock Input Requirements for crystal oscillator XTAL

Symbol	Parameter	Min	Max	Units
FXTAL	Input Clock Frequency	2.5	10	MHz
TXTAL	Input Clock period	1/fXTAL		ns

### 7.2 MCU Interface Timing

### 7.2.1 Parallel 6800-series Interface Timing

Table 7-4: Parallel 6800-series Interface Timing Characteristics (Use CS# as clock)

Symbol	Parameter		Min	Тур	Max	Unit
fMCLK	System Clock Freque	ncy*	1	1	110	MHz
tMCLK	System Clock Period	*	1/ fMCLK	-	ı	ns
tPWCSH	Control Pulse High	Write	13	1.5* tMCLK		na
tr wesh	Width	Read	30	3.5* tMCLK	•	ns
	Control Pulse Low	Write (next write cycle)	13	1.5* tMCLK		
tPWCSL	Width	Write (next read cycle)	80	9* tMCLK	-	ns
		Read	80	9* tMCLK		
tAS	Address Setup Time		2	1	ı	ns
tAH	Address Hold Time		2	1	ı	ns
tDSW	Data Setup Time		4	1	ı	ns
tDHW	Data Hold Time		1	-	-	ns
tPLW	Write Low Time		14	-	-	ns
tPHW	Write High Time		14	-	ı	ns
tPLWR	Read Low Time		38	-	-	ns
tACC	Data Access Time		32	-	-	ns
tDHR	Output Hold time	1	-	-	ns	
tR	Rise Time	-	-	0.5	ns	
tF	Fall Time		-	-	0.5	ns

<sup>\*</sup> System Clock denotes external input clock (PLL-bypass) or internal generated clock (PLL-enabled)

Figure 7-1: Parallel 6800-series Interface Timing Diagram (Use CS# as Clock)





Table 7-5: Parallel 6800-series Interface Timing Characteristics (Use E as clock)

Symbol	Parameter		Min	Тур	Max	Unit
fMCLK	System Clock Freque	ncy*	1	-	110	MHz
tMCLK	System Clock Period	*	1/ fMCLK	-	ı	ns
tPWCSH	Control Pulse Low Width  Write (next write cycle) Write (next read cycle) Read		13 80 80	1.5* tMCLK 9* tMCLK 9* tMCLK	1	ns
tPWCSL	Control Pulse High Width	Write Read	13 30	1.5* tMCLK 3.5* tMCLK	ı	ns
tAS	Address Setup Time		2	-	ı	ns
tAH	Address Hold Time		2	-	-	ns
tDSW	Data Setup Time		4	-	-	ns
tDHW	Data Hold Time		1	-	-	ns
tPLW	Write Low Time		14	-	ı	ns
tPHW	Write High Time		14	-	ı	ns
tPLWR	Read Low Time		38	-	-	ns
tACC	Data Access Time		32	-	-	ns
tDHR	Output Hold time		1	-	ı	ns
tR	Rise Time		-	_	0.5	ns
tF	Fall Time		-	-	0.5	ns

<sup>\*</sup> System Clock denotes external input clock (PLL-bypass) or internal generated clock (PLL-enabled)

Figure 7-2: Parallel 6800-series Interface Timing Diagram (Use E as Clock)



### 7.2.2 Parallel 8080-series Interface Timing

Table 7-6: Parallel 8080-series Interface

Symbol	Parai	neter	Min	Тур	Max	Unit
fMCLK	System Clock Frequen	ncy*	1	-	110	MHz
tMCLK	System Clock Period*	<b>*</b>	1/ fMCLK	-	-	ns
tPWCSL	Control Pulse High	Write	13	1.5* tMCLK		ns
u west	Width	Read	30	3.5* tMCLK	-	115
	Control Pulse Low	Write (next write cycle)	13	1.5* tMCLK		
tPWCSH	Width	Write (next read cycle)	80	9* tMCLK	-	ns
	Width	Read	80	9* tMCLK		
tAS	Address Setup Time		1	-	-	ns
tAH	Address Hold Time		2	-	-	ns
tDSW	Write Data Setup Tim	ie	4	-	-	ns
tDHW	Write Data Hold Time	ę	1	-	_	ns
tPWLW	Write Low Time		12	-	-	ns
tDHR	Read Data Hold Time	;	1	-	-	ns
tACC	Access Time		32	-	-	ns
tPWLR	Read Low Time		36	-	-	ns
tR	Rise Time		-	-	0.5	ns
tF	Fall Time		_	-	0.5	ns
tCS	Chip select setup time	;	2	-	_	ns
tCSH	Chip select hold time	to read signal	3	-	-	ns

<sup>\*</sup> System Clock denotes external input clock (PLL-bypass) or internal generated clock (PLL-enabled)

Figure 7-3: Parallel 8080-series Interface Timing Diagram (Write Cycle)





Figure 7-4: Parallel 8080-series Interface Timing Diagram (Read Cycle)



### 8. Data transfer order Setting

### **Pixel Data Format**

Both 6800 and 8080 support 8-bit, 9-bit, 16-bit, 18-bit and 24-bit data bus. Depending on the width of the data bus, the display data are packed into the data bus in different ways.

Table 8-1: Pixel Data Format

Interface	Cycle	D[23]	D[22]	D[21]	D[20]	D[19]	D[18]	D[17]	D[16]	D[15]	D[14]	D[13]	D[12]	D[11]	D[10]	D[9]	D[8]	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
24 bits	1st	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B5	B4	В3	B2	B1	В0
18 bits	1st							R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	В0
16 bits (565 format)	1st									R5	R4	R3	R2	R1	G5	G4	G3	G2	G1	G0	В5	B4	В3	B2	B1
	1st									R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0
16 bits	2nd									В7	В6	В5	B4	В3	В2	B1	В0	R7	R6	R5	R4	R3	R2	R1	R0
	3rd									G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	В5	В4	В3	B2	B1	В0
12 bits	1st													R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4
12 5103	2nd													G3	G2	G1	G0	В7	В6	B5	B4	В3	B2	B1	В0
9 bits	1st																R5	R4	R3	R2	R1	R0	G5	G4	G3
9 Dits	2nd																G2	G1	G0	В5	B4	В3	B2	B1	В0
	1st																	R7	R6	R5	R4	R3	R2	R1	R0
8 bits	2nd																	G7	G6	G5	G4	G3	G2	G1	G0
	3rd																	В7	В6	В5	B4	В3	B2	B1	В0

### 9 Register Depiction

Please consult the spec of SSD1963 Version 1.2

### 10. OPTICAL CHARATERISTIC

Ta=25±2°C, ILED=20mA

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark	
Response time		Tr	<i>θ</i> =0° 、 Φ=0°	-	10		ms	Note 3,5	
response time		Tf		-	15		ms	14016 3,5	
Contrast ratio		CR	At optimized viewing angle	300	400	-	-	Note 4,5	
	White	Wx	θ=0°、Φ=0	(0.26)	(0.31)	(0.36)		Note 2,6,7	
	vviile	Wy	0-0 . 0-0	(0.28)	(0.33)	(0.38)			
	Red	Rx	θ=0°、Φ=0						
Color Chromaticity	Red	Ry	θ-0 (Φ-0						
Color Chromaticity	Croon	Gx	θ=0°、Φ=0						
	Green	Gy	θ-0 (Φ-0						
	Plus	Bx	θ=0°、Φ=0						
	Blue	Ву	θ-0 (Φ-0						
	Llar	ΘR		(50)	(60)				
Viewing angle	Hor.		CR>10	(50)	(60)		Deg.	Note 1	
viewing angle	Ver.	ΦТ	- CR≧10 -	(40)	(50)		Deg.	Note 1	
	vei.	ΦВ		(45)	(55)				
Brightness		-	-	200	250	-	cd/m <sup>2</sup>	Center of display	

Ta=25±2°C, I<sub>L</sub>=20mA

Note 1: Definition of viewing angle range




Fig. 8-1 Definition of viewing angle

Note 2: Test equipment setup:

After stabilizing and leaving the panel alone at a driven temperature for 10 minutes, the measurement should be executed. Measurement should be executed in a stable, windless, and dark room. Optical specifications are measured by Topcon BM-7 luminance meter 1.0° field of view at a distance of 50cm and normal direction.




Fig. 8-2 Optical measurement system setup

Note 3: Definition of Response time:

The response time is defined as the LCD optical switching time interval between "White" state and "Black" state. Rise time, Tr, is the time between photo detector output intensity changed from 90% to 10%. And fall time, Tf, is the time between photo detector output intensity changed from 10% to 90%.




Fig. 3-3 Definition of response time

Note 4: Definition of contrast ratio:

The contrast ratio is defined as the following expression.

Note 5: White  $Vi = Vi50 \pm 1.5V$ 

Black  $Vi = Vi50 \pm 2.0V$ 

"±" means that the analog input signal swings in phase with VCOM signal.

"±" means that the analog input signal swings out of phase with VCOM signal.

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of


module are electrically opened.

Note 6: Definition of color chromaticity (CIE 1931) Color coordinates measured at the center point of LCD


Note 7: Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

Note 8 : Uniformity (U) = 
$$\frac{\text{Brightness (min)}}{\text{Brightness (max)}} \times 100\%$$

### 11.Contour Drawing



## CON2



### 16bit mode


PIN NO.	SYMBOL	PIN NO.	SYMBOL
1	GND	18	DB11
2	VCC	19	DB12
3	NC	20	DB13
4	RS	21	DB14
5	WR	22	DB15
6	RD	23	NC
7	DB0	24	NC
8	DB1	25	CS
9	DB2	26	RST
10	DB3	27	RL
11	DB4	28	UD
12	DB5	29	NC
13	DB6	30	NC
14	DB7	31	NC
15	DB8	32	NC
16	DB9		
17	DB10		

The non-specified tolerance of dimension is  $\pm 0.2$ mm.

### 12. LED driving conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED Current	$I_{LED}$		140	210	mA	Note1
LED voltage	$V_{LED}$	9.0	10.2	10.5	V	
LED life Time	-		50K		-	Note 2,3.5
Luminous Intensity	IV		300		CD/M <sup>2</sup>	Note 4

Note 1: There are 7 Groups LED shown as below, =9.9 V(Min)



Note 2 : Ta = 25℃ ,

Note 3: Brightess to be decreased to 50% of the initial value.

Note 4: The luminous is measured through LCD panel.

Note5:50K hours is only an estimate for reference.

# 13. Reliability Test WIDE TEMPERATURE RELIABILITY TEST

N	ITEM	CONDITION	-		STANDARD	NOTE
O.						
1	High Temp. Storage	80°C	240 Hrs		Appearance without defect	
2	Low Temp. Storage	-30°C	240 Hrs		Appearance without defect	
3	High Temp. & High Humi. Storage	60 °C 90%RH	240 Hrs		Appearance without defect	
4	High Temp. Operating Display	<b>70</b> ℃	240 Hrs		Appearance without defect	
5	Low Temp. Operating Display	-20°C	240 Hrs		Appearance without defect	
6	Thermal Shock	-20 °C, 30min. → 70°C, 30min.			Appearance without defect	10 cycles

### **Inspection Provision**

### 1.Purpose

The WINSTAR inspection provision provides outgoing inspection provision and its expected quality level based on our outgoing inspection of WINSTAR LCD produces.

### 2. Applicable Scope

The WINSTAR inspection provision is applicable to the arrangement in regard to outgoing inspection and quality assurance after outgoing.

#### 3. Technical Terms

#### 3-1 WINSTAR Technical Terms



### 4.Outgoing Inspection

### 4-1 Inspection Method

MIL-STD-105E Level II Regular inspection

#### 4-2 Inspection Standard


		Item	AQL(%)	Remarks
Major Defect	Dots	Opens Shorts	0.4	Faults which substantially lower
		Erroneous operation		the practicality and
	Solder appearance	Shorts		the initial purpose
		Loose		difficult to achieve
	Cracks	Display surface cracks		

	Dimensions	External from Dimensions	0.4	
Minor Defect	Inside the glass	Black spots	0.65	Faults which appear to pose almost no
	Polarizing plate	Scratches, foreign Matter, air bubbles, and peeling		obstacle to the practicality,
	Dots	Pinhole, deformation		effective use, and operation
	Color tone	Color unevenness		
	Solder appearance	Cold solder Solder projections		

### 4-3 Inspection Provisions

### \*Viewing Area Definition

Fig. 1



A : Zone Viewing Area
B : Zone Glass Plate Outline

\*Test and measurement are performed under the following conditions, unless otherwise specified.

Temperature  $20 \pm 15^{\circ}$ C Humidity  $65 \pm 20\%$ R.H.

Pressure 860~1060hPa(mmbar)

In case of doubtful judgment, it is performed under the following conditions.

Temperature  $20 \pm 2^{\circ}$ C Humidity  $65 \pm 5\%$ R.H.

Pressure 860~1060hPa(mmbar)

<sup>\*</sup>Inspection place to be 500 to 1000 lux illuminance uniformly without glaring. The distance between luminous source(daylight fluorescent lamp and cool white fluorescent lamp) and sample to be 30 cm to 50 cm.

#### 5. Specification for quality check

#### 5-1-1 Electrical characteristics:

NO.	Item	Criterion		
1	Non operational	Fail		
2	Miss operating	Fail		
3	Contrast irregular	Fail		
4	Response time	Within Specified value		

#### 5-1-2 Components soldering:

Should be no defective soldering such as shorting, loose terminal cold solder, peeling of printed circuit board pattern, improper mounting position, etc.

#### 5-2 Inspection Standard for TFT panel

### 5-2-1 The environmental condition of inspection:

The environmental condition and visual inspection shall be conducted as below.

(1) Ambient temperature : 25±5°C

(2) Humidity : 25~75% RH

- (3) External appearance inspection shall be conducted by using a single 20W fluorescent lamp or equivalent illumination.
- (4) Visual inspection on the operation condition for cosmetic shall be conducted at the distance 30cm or more between the LCD panels and eyes of inspector. The viewing angle shall be 90 degreeto the front surface of display panel.


(5) Ambient Illumination: 300~500 Lux for external appearance inspection.

(6) Ambient Illumination: 100~200 Lux for light on inspection.

#### 5-2-2 Inspection Criteria

- (1) Definition of dot defect induced from the panel inside
- a) The definition of dot: The size of a defective dot over 1/2 of whole dot is regarded as one defective dot
- b) Bright dot: Dots appear bright and unchanged in size in which LCD panel is displaying under black pattern.
- c) Dark dot: Dots appear dark and unchanged in size in which LCD panel is displaying under pure red, green, blue pattern.
- d) 2 dot adjacent = 1 pair = 2 dots

Picture:



#### (2) Display Inspection

NO.		Item	Acceptable Count	
1	Dot defect	Bright Dot	Random	$N \leq 2$
		Bright Dot	2 dots adjacent	$N \leq 0$

		Dark Dot	Random	$N \leq 3$
			2 dots adjacent	$N \leq 1$
		Total bright and dark dot		$N \leq 4$
	Functional fa	ilure (V-line/ H-	-line/Cross line etc.)	Not allowable
	Mura	It's OK if mura is slight visible through 6% ND filter. (Jud by limit sample if it is necessary)		
2	Newton ring (touch panel)	Orbicular of interference fringes is not allowed in the optimum contrast within the active area under viewing angle.		

### (3) Appearance inspection

NO.	Item	Standards
1	Panel Crack	Not allow. It is shown in Fig.1.
2	Broken CF Non -lead Side of TFT	The broken in the area of $W > 2mm$ is ignored, L is ignored. It is shown in Fig.2.
3	Broken Lead Side of TFT	FPC lead, electrical line or alignment mark can't be damaged. It is shown in Fig.3.
4	Broken Corner of TFT at Lead Side	FPC lead. electrical line or alignment mark can't be damaged. It is shown in Fig.4.
5	Burr of TFT / CF Edge	The distance of burr from the edge of TFT / CF, $W \le 0.3$ mm. It is shown in Fig.5.
6	Foreign Black / White/Bright Spot	(1) 0.15 < D $\leq$ 0.5 mm, N $\leq$ 4 ; (2) D $\leq$ 0.15mm, Ignore. It is shown in Fig.6.
7	Foreign Black / White/Bright Line	(1) $0.05 < W \le 0.1$ mm, $0.3 < L \le 2$ mm, $N \le 4$ . (2) $W \le 0.05$ mm and $L \le 0.3$ mm Ignore. It is shown in Fig.7.
8	Color irregular	Not remarkable color irregular.






Fig 2.




Fig 3.




Fig 4.




Fig 5.




Fig 6.





Fig 7.



Notes

- 1.W:Widh
- 2.Lengh
- 3.D:Average Diameter
- 4.N:Count
- 5.All the anhle of the broken must be larger than  $90 \sim$ .It is shown in Fig.8.(R>90 $\sim$ )

Fig8.



#### NOTICE:

- SAFETY
- 1. If the LCD panel breaks, be careful not to get the liquid crystal to touch your skin.
- 2. If the liquid crystal touches your skin or clothes, please wash it off immediately by using soap and water.

#### HANDLING

- 1. Avoid static electricity which can damage the CMOS LSI.
- 2. Do not remove the panel or frame from the module.
- 3. The polarizing plate of the display is very fragile. So, please handle it very carefully.
- 4. Do not wipe the polarizing plate with a dry cloth, as it may easily scratch the surface of plate.
- 5. Do not use ketonics solvent & Aromatic solvent. Use a soft cloth soaked with a cleaning naphtha solvent.

#### STORAGE

- 1. Store the panel or module in a dark place where the temperature is 25±5°C and the humidity is below 65% RH.
- 2. Do not place the module near organics solvents or corrosive gases.
- 3. Do not crush, shake, or jolt the module.

#### TERMS OF WARRANT

1. Acceptance inspection period

The period is within one month after the arrival of contracted commodity at the buyer's factory site.

2. Applicable warrant period

The period is within twelve months since the date of shipping out under normal using and storage conditions.